



PCE04C Features

- 16 state CCSDS compatible turbo encoder
- Rate 1/2 to 1/7
- Interleaver sizes from 1784 to 16056 bits
- Up to 250 MHz internal clock
- Up to 125 Mbit/s encoding speed
- Serial continuous encoded data out
- 80 slices for Virtex-II, Spartan-3 and Virtex-4. 137 LUTs for Virtex-5, Virtex-6 and Spartan-6.
- Available as EDIF core and VHDL simulation core for Xilinx Virtex-II, Spartan-3, Virtex-4, Virtex-5, Virtex-6 and Spartan-6 FPGAs under SignOnce IP License. Actel, Altera and Lattice FPGA cores available on request.
- Available as VHDL core for ASICs
- Low cost university license also available

Introduction

The PCE04C is a 16 state CCSDS [1] compatible turbo encoder. Interleaver sizes from 1784 to 16056 bits in multiples of 1784 can be implemented. Turbo code rates from 1/2 to 1/7 can be selected. The un-interleaved data is terminated with a tail using both data and parity information. The interleaved data is terminated with a tail using parity data only. The input block and interleaver size is K . The number of coded bits is $n(K+4)$ where the nominal code rate is $1/n$.

Figure 1 shows the schematic symbol for the PCE04C encoder. The EDIF core can be used with Xilinx Integrated Software Environment (ISE) software to implement the core in Xilinx FPGA's. The VHDL core can be used in ASIC designs.




Figure 1: PCE04C schematic symbol.

Table 1 shows the performance achieved for various Xilinx parts. T_{cp} is the minimum clock period over recommended operating conditions. These performance figures may change due to device utilisation and configuration.

Table 1: Example performance

Part	T_{cp} (ns)	Speed (Mbit/s)			
		1/2	1/3	1/4	1/6
XC3S200-4	9.471	52.8	35.2	26.4	17.6
XC3S200-5	8.266	60.5	40.3	30.2	20.2
XC6SLX4-2	8.633	57.9	38.6	29.0	19.3
XC6SLX4-3	7.643	65.4	43.6	32.7	21.8
XC4VFX12-10	6.102	81.9	54.6	41.0	27.3
XC4VFX12-11	5.204	96.1	64.1	48.0	32.0
XC4VFX12-12	4.621	108.2	72.1	54.1	36.1
XC5VLX15-1	4.615	108.3	72.2	54.2	36.1
XC5VLX15-2	3.972	125.8	83.9	62.9	41.9
XC5VLX15-3	3.983	125.5	83.7	62.7	41.8
XC6VLX75T-1	5.102	98.0	65.3	49.0	32.7
XC6VLX75T-2	4.354	114.8	76.5	57.4	38.3
XC6VLX75T-3	4.344	115.1	76.7	57.5	38.4

Signal Descriptions

- CLK Encoder Clock
- KS Interleaver Size Select (0 to 8, Block Length $K = 1784(KS+1)$)
- MODE 0 = small interleaver ($XA[13:12] = 0$)
1 = large interleaver
- N Code Rate (2 to 7)
- RST Synchronous Reset
- START Encoder Start
- X Data In
- XA Data In Address
- XR Data In Ready
- Y Data Out
- YE Data Out Enable
- YR Data Out Ready

Encoder

Figure 2 gives a block diagram of the PCE04C CCSDS 16 state turbo encoder. X is the data input and Y0 to Y6 are the coded outputs. Data is clocked during the low to high transition of CLK.




Figure 2: PCE04C 16 state turbo encoder.

Separate internal clock enables (CE1 and CE2) are used to clock the data into each encoder. Non-interleaved data is clocked into the first encoder and interleaved data is clocked into the second encoder. The twin vertical lines indicate a multiplexer.

The data is input in the sequence $X_k X_{l(k)}$ where X_k is the data at time k from 0 to $K-1$ and $l(k)$ is the interleaved address. Table 2 shows the output sequence for the various code rates. For rate 1/3 to 1/7, k is incremented by one from 0 to $K-1$. For rate 1/2, k is incremented by two.

Table 2: Output sequence

Rate	Sequence
1/2	$Y_k^0 Y_k^1 Y_{k+1}^0 Y_{k+1}^4$
1/3	$Y_k^0 Y_k^1 Y_k^4$
1/4	$Y_k^0 Y_k^2 Y_k^3 Y_k^4$
1/5	$Y_k^0 Y_k^2 Y_k^3 Y_k^4 Y_k^5$
1/6	$Y_k^0 Y_k^1 Y_k^2 Y_k^3 Y_k^4 Y_k^6$
1/7	$Y_k^0 Y_k^1 Y_k^2 Y_k^3 Y_k^4 Y_k^5 Y_k^6$

Note that the output for all rates is output in one continuous stream. The encoder does not pause (unless YE goes low) in outputting the data. The

tail bits are output in the same sequence as the data sequence.

Figure 3 shows the initial timing diagram for encoding a block of data of length $K = 1784$ with $R=1/3$. The encoder starts and ends in state 0. When the encoder requires data X to be read from the input RAM, the data ready signal XR goes high and XA[13:0] selects the data bit. After a START signal is initiated XR goes high after one cycle (this occurs for all rates). It is assumed that the data is stored in a synchronous read RAM with XR used to control the enable input of the RAM. An asynchronous read RAM can also be used by registering the RAM output.

If YE is high, the encoded data ready signal YR goes high three clock cycles after a START signal is initiated (this occurs for all rates). YR is high for both the data block and tail. If YE is low the encoder is held during the next low-to-high transition of CLK. The output of XR also goes low when YE goes low so that the data RAM output is held. Figure 4 shows the encoding process for the tail with $KS = 0$ ($K = 1746$).

The nominal input data rate f_e is

$$f_e = \frac{f_E}{n + (4n + 3)/K} \tag{1}$$




Figure 3: PCE04C Initial Encoder Timing ($K = 1746, R = 1/3$).

where n is the number of coded bits (2 to 7) and $f_E = 1/T_{cp}$ is the encoder clock speed.

Ordering Information

- SW-PCE04C-SOS (SignOnce Site License)
- SW-PCE04C-SOP (SignOnce Project License)
- SW-PCE04C-VHD (VHDL ASIC License)
- SW-PCE04C-UNI- n (University License)

All licenses include EDIF and VHDL cores. The VHDL cores can only be used for simulation in the SignOnce and University licenses. The University license is only available to tertiary educational institutions such as universities and colleges and is limited to n instantiations of the core. The SignOnce and ASIC licenses allows unlimited instantiations.

Note that *Small World Communications* only provides software and does not provide the actual




Figure 4: PCE04C Tail Encoder Timing ($K = 1746, R = 1/3$).

devices themselves. Please contact *Small World Communications* for a quote.

References

- [1] Consultive Committee for Space Data Systems, "Recommendation for space data system standards: TM Synchronization and channel coding," CCSDS 131.0-B-1, Blue Book, Sep. 2003.

Small World Communications does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its copyrights or any rights of others. *Small World Communications* reserves the right to make changes, at any time, in order to improve performance, function or design and to supply the best product possible. *Small World Communications* will not assume responsibility for the use of any circuitry described herein. *Small World Communications* does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. *Small World Communi-*

cations assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. *Small World Communications* will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

© 2008–2010 *Small World Communications*. All Rights Reserved. Xilinx, Spartan and Virtex are registered trademark of Xilinx, Inc. All XC-prefix product designations are trademarks of Xilinx, Inc.

Supply of this IP core does not convey a license nor imply any right to use turbo code patents owned by France Telecom, GET or TDF. Please contact France Telecom for information about turbo codes licensing program at the following address: France Telecom R&D – VAT/Turbo-codes, 38 rue du Général Leclerc, 92794 Issy Moulineaux Cedex 9, France.

Small World Communications, 6 First Avenue,
Payneham South SA 5070, Australia.
info@sworld.com.au ph. +61 8 8332 0319
http://www.sworld.com.au fax +61 8 8332 3177