 |
|
PCD04I |
This is an Inmarsat compatible 16 state error control turbo decoder. The PCD04I
offers unparalled speed, performance, low complexity and features compared to
other available decoder cores.
Turbo Decoder
- 16 state Inmarsat compatible
- Rate 1/2, 1/3, 1/4 or 1/5
- Data lengths from 1 to 4092, 6140, 20476 or 22524 bits
- External interleaver address table
- Up to 132 MHz internal clock
- Up to 12.5 Mbit/s with 5 decoder iterations
- 6-bit signed magnitude input data
- Log-MAP or max-log-MAP constituent decoder algorithms
- Up to 128 iterations in 1/2 iteration steps
- Power efficient early stopping
- Extrinsic information output with optional scaling and limiting
- Estimated channel error output
- Free
simulation software
Viterbi Decoder (Optional)
- 64 or 256 state (constraint length 7 or 9)
- Rate 1/2, 1/3 or 1/4
- Block length from 1 to 32760 (256 state) or 32762 (64 state) bits
- Up to 3.1 Mbit/s (256 state) or 10.4 Mbit/s (64 state)
- 6-bit signed magnitude input data
- Estimated channel error output
Available as EDIF core and VHDL
simulation core for Xilinx Virtex-II, Spartan-3, Virtex-4, Virtex-5,
Virtex-6 and Spartan-6 FPGAs under SignOnce IP License. Actel, Altera and
Lattice FPGA cores available on request.
- Available as VHDL core for ASICs
- Low cost university license also available
- Data Sheet 21 Oct 2010 (v1.37)
Specifications subject to change without notice.
Last update 21 Oct 2010. Home